Edit History

English

Version 12 (Dmitry Smekhov, 09/12/2015 11:29 pm)

1 1 
h1. DS_DMA
2 1 







    3
    1
    
    
h2. Objective







    4
    1
    
    







    5
    11
    Dmitry Smekhov
    
 Development PCI Express IP Core for  Virtex 5, Virtex 6, Spartan 6, Artix 7 FPGA.







    6
    1
    
    







    7
    1
    
    
[[ds-dma:|Russian version]]







    8
    1
    
    







    9
    1
    
    
h2. Main features







    10
    1
    
    







    11
    1
    
    
* PCI Express 1.1 x1,x4,x8 or 2.0 x4







    12
    1
    
    
* two address space: BAR0, BAR1







    13
    1
    
    
* access to registers can only be single 32-bit instructions







    14
    11
    Dmitry Smekhov
    
* local bus: 64 bit, 250 MHz







    15
    1
    
    
* two independent bidirectional DMA channel







    16
    1
    
    
* DMA channel only works in the SCATTER-GATHER mode







    17
    1
    
    
* The minimum unit of data for channel DMA - 4 kB







    18
    1
    
    
* Descriptors combined into the block descriptors. The maximum number of descriptors in the block - 63







    19
    1
    
    
* DMA channel uses 40 bit addresses







    20
    1
    
    







    21
    3
    Dmitry Smekhov
    
"PCIe_DS_DMA":http://opencores.org/project,pcie_ds_dma is mirror on the opencores.org







    22
    3
    Dmitry Smekhov
    







    23
    1
    
    
h2. Description







    24
    1
    
    







    25
    1
    
    
* [[Struct]] 







    26
    1
    
    
* [[The control registers]]







    27
    1
    
    
* [[Algorithms for main operations]]







    28
    12
    Dmitry Smekhov
    
* [[Simulation]]







    29
    1
    
    







    30
    1
    
    







    31
    1
    
    
h2. IP Core







    32
    1
    
    







    33
    1
    
    
* [[pcie_core64_m1_en|pcie_core64_m1]] - PCI Express v1.1 x8, Virtex 5, local bus 64 bit







    34
    1
    
    
* [[pcie_core64_m4_en|pcie_core64_m4]] - PCI Express v2.0 x4, Virtex 6, local bus 64 bit







    35
    1
    
    
* [[pcie_core64_m6_en|pcie_core64_m6]] - PCI Express v1.1 x1, Spartan 6, local bus 64 bit







    36
    11
    Dmitry Smekhov
    
* [[pcie_core64_m10_en|pcie_core64_m10]] - PCI Express v2.0 x4, Artix 7, local bus 64 bit







    37
    1
    
    







    38
    1
    
    
h2. Project







    39
    1
    
    







    40
    1
    
    
h3. ADM 







    41
    4
    Dmitry Smekhov
    







    42
    1
    
    
* [[ambpex5_v20_sx50t_core_en|ambpex5_v20_sx50t_core]] - pcie_core64_m1 on AMBPEX5 (Virtex 5)







    43
    1
    
    
* [[ml605_lx240t_core_en|ml605_lx240t_core]] - pcie_core64_m4 on ML605 (Virtex 6)







    44
    1
    
    
* [[sp605_lx45t_core_en|sp605_lx45t_core]] - pcie_core64_m6 on SP605 (Spartan 6)







    45
    11
    Dmitry Smekhov
    
* [[ac701_a200t_core_en|ac701_a200t_core]] - pcie_core64_m10 on AC701 (Artix 7)







    46
    1
    
    







    47
    1
    
    
h3. Wishbone







    48
    4
    Dmitry Smekhov
    







    49
    5
    Dmitry Smekhov
    
* [[sp605_lx45t_wishbone_en|sp605_lx45t_wishbone]] - pcie_core64_m6 on SP605 (Spartan 6) - PCI Express v1.1 x1







    50
    5
    Dmitry Smekhov
    
* [[ambpex5_sx50t_wishbone]] - pcie_core64_m1 on AMBPEX5 (Virtex 5) - PCI Express v1.1 x8







    51
    1
    
    







    52
    1
    
    







    53
    2
    Dmitry Smekhov
    
h2. Software







    54
    1
    
    







    55
    1
    
    
* [[Linux_en|Linux]]







    56
    1
    
    
* [[Windows_en|Windows]]







    57
    1
    
    







    58
    1
    
    
h2. The speed of data transfer







    59
    1
    
    







    60
    1
    
    
* [[ambpex5_v20_sx50t_core_res_en|ambpex5_v20_sx50t_core]] 







    61
    1
    
    
* [[ml605_lx240t_core_res_en|ml605_lx240t_core]] 







    62
    1
    
    
* [[sp605_lx45t_core_res_en|sp605_lx45t_core]] 







    63
    1
    
    







    64
    1
    
    
h2. Access to source code







    65
    1
    
    







    66
    3
    Dmitry Smekhov
    
Access to the source code on the opencores.org:







    67
    3
    Dmitry Smekhov
    
http://opencores.org/ocsvn/pcie_ds_dma/pcie_ds_dma/trunk







    68
    3
    Dmitry Smekhov
    
You need to register on the opencores.org







    69
    3
    Dmitry Smekhov
    







    70
    10
    Dmitry Smekhov
    
Repository: http://ds-dev.ru/projects/ds-dma/repository







    71
    10
    Dmitry Smekhov
    
Web SVN vie opencores: http://opencores.org/websvn,listing,pcie_ds_dma







    72
    9
    Dmitry Smekhov
    







    73
    9
    Dmitry Smekhov
    







    74
    3
    Dmitry Smekhov
    
Old repository: http://svn.1gb.ru/ds-dma







    75
    1
    
    
login: guest







    76
    1
    
    
password: guest







    77
    1
    
    







    78
    1
    
    
h2. Access to automated documentation







    79
    1
    
    







    80
    1
    
    
* *ambpex5_v20_sx50t_core*  - http://src.ds-dev.ru/projects/ds_dma/ambpex5_v20_sx50t_core/classambpex5__v20__sx50t__core.html 







    81
    1
    
    







    82
    1
    
    
* *pcie_core64_m1*     - http://src.ds-dev.ru/projects/ds_dma/core/classpcie__core64__m2.html  







    83
    1
    
    







    84
    1
    
    
h2. Additionally







    85
    1
    
    







    86
    1
    
    
* [[FAQ_en|FAQ]]







    87
    4
    Dmitry Smekhov
    







    88
    4
    Dmitry Smekhov
    
* [[Download]]







    89
    1
    
    







    90
    1
    
    
* [[Publications]]







    91
    1
    
    







    92
    1
    
    
* [[Links]]







    93
    1
    
    







    94
    1
    
    
* [[The structure of the repository]]







    95
    6
    Dmitry Smekhov
    







    96
    7
    Dmitry Smekhov
    
* [[Authors]]