« Previous - Version 11/12 (diff) - Next » - Current version
Dmitry Smekhov, 09/12/2015 10:39 pm


DS_DMA

Objective

Development PCI Express IP Core for  Virtex 5, Virtex 6, Spartan 6, Artix 7 FPGA.

Russian version

Main features

  • PCI Express 1.1 x1,x4,x8 or 2.0 x4
  • two address space: BAR0, BAR1
  • access to registers can only be single 32-bit instructions
  • local bus: 64 bit, 250 MHz
  • two independent bidirectional DMA channel
  • DMA channel only works in the SCATTER-GATHER mode
  • The minimum unit of data for channel DMA - 4 kB
  • Descriptors combined into the block descriptors. The maximum number of descriptors in the block - 63
  • DMA channel uses 40 bit addresses

PCIe_DS_DMA is mirror on the opencores.org

Description

IP Core

Project

ADM

Wishbone

Software

The speed of data transfer

Access to source code

Access to the source code on the opencores.org:
http://opencores.org/ocsvn/pcie_ds_dma/pcie_ds_dma/trunk
You need to register on the opencores.org

Repository: http://ds-dev.ru/projects/ds-dma/repository
Web SVN vie opencores: http://opencores.org/websvn,listing,pcie_ds_dma

Old repository: http://svn.1gb.ru/ds-dma
login: guest
password: guest

Access to automated documentation

Additionally