English

Version 1 (Dmitry Smekhov, 02/24/2012 11:31 pm)

1 1
h1. DS_DMA 
2 1
3 1
h2. Objective
4 1
5 1
 Development PCI Express IP Core for  Virtex 5, Virtex 6, Spartan 6 FPGA.
6 1
7 1
[[ds-dma:|Russian version]]
8 1
9 1
h2. Main features
10 1
11 1
* PCI Express 1.1 x1,x4,x8 or 2.0 x4
12 1
* two address space: BAR0, BAR1
13 1
* access to registers can only be single 32-bit instructions
14 1
* local bus: 64 bit, 266 MHz
15 1
* two independent bidirectional DMA channel
16 1
* DMA channel only works in the SCATTER-GATHER mode
17 1
* The minimum unit of data for channel DMA - 4 kB
18 1
* Descriptors combined into the block descriptors. The maximum number of descriptors in the block - 63
19 1
* DMA channel uses 40 bit addresses
20 1
21 1
h2. Description
22 1
23 1
* [[Struct]] 
24 1
* [[The control registers]]
25 1
* [[Algorithms for main operations]]
26 1
27 1
28 1
h2. IP Core
29 1
30 1
* [[pcie_core64_m1_en|pcie_core64_m1]] - PCI Express v1.1 x8, Virtex 5, local bus 64 bit
31 1
* [[pcie_core64_m4_en|pcie_core64_m4]] - PCI Express v2.0 x4, Virtex 6, local bus 64 bit
32 1
* [[pcie_core64_m6_en|pcie_core64_m6]] - PCI Express v1.1 x1, Spartan 6, local bus 64 bit
33 1
34 1
h2. Project
35 1
36 1
h3. ADM 
37 1
* [[ambpex5_v20_sx50t_core_en|ambpex5_v20_sx50t_core]] - pcie_core64_m1 on AMBPEX5 (Virtex 5)
38 1
* [[ml605_lx240t_core_en|ml605_lx240t_core]] - pcie_core64_m4 on ML605 (Virtex 6)
39 1
* [[sp605_lx45t_core_en|sp605_lx45t_core]] - pcie_core64_m6 on SP605 (Spartan 6)
40 1
41 1
h3. Wishbone
42 1
* [[sp605_lx45t_wishbone_en|sp605_lx45t_wishbone]] - pcie_core64_m6 on SP605 (Spartan 6) 
43 1
44 1
45 1
h2. Sowtware
46 1
47 1
* [[Linux_en|Linux]]
48 1
* [[Windows_en|Windows]]
49 1
50 1
h2. The speed of data transfer
51 1
52 1
* [[ambpex5_v20_sx50t_core_res_en|ambpex5_v20_sx50t_core]] 
53 1
* [[ml605_lx240t_core_res_en|ml605_lx240t_core]] 
54 1
* [[sp605_lx45t_core_res_en|sp605_lx45t_core]] 
55 1
56 1
h2. Access to source code
57 1
58 1
Access to the source code is available via Subversion: http://svn.1gb.ru/ds-dma
59 1
login: guest
60 1
password: guest
61 1
62 1
h2. Access to automated documentation
63 1
64 1
* *ambpex5_v20_sx50t_core*  - http://src.ds-dev.ru/projects/ds_dma/ambpex5_v20_sx50t_core/classambpex5__v20__sx50t__core.html 
65 1
66 1
* *pcie_core64_m1*     - http://src.ds-dev.ru/projects/ds_dma/core/classpcie__core64__m2.html  
67 1
68 1
h2. Additionally
69 1
70 1
* [[FAQ_en|FAQ]]
71 1
72 1
* [[Publications]]
73 1
74 1
* [[Links]]
75 1
76 1
* [[The structure of the repository]]