



# **Scatter-Gather DMA IP CORE for PLDA EZDMA IP**


**Dmitry Smekhov**

**Instrumental Systems Corp.**

**Moscow, Russia**




# TYPICAL SYSTEM





# SCATTER-GATHER MODE



Realized:

1. PCI9056, PEX8311 from PLX Technology
2. EZDMA from PLDA
3. IP Core from Northwest Logic

**ATTENTION !!!**  
**DATA BLOCK IS CONTINUOUS PHYSICAL ADDRESSES**




# *PCI Express solution*

---

- **LogiCORE Endpoint from Xilinx**
- **DesignWare from Synopsys**
- **EZDMA from PLD Application**



# *EZDMA IP*





# ***EXISTING PROBLEMS***

---


During operations with EZDMA IP Core  
there are several problems:

- **THE LOW SPEED DURING THE DATA TRANSFER  
FROM THE COMPTUTER TO A DEVICE IN FIFO MODE**
  - **A “COMPLETION TIMEOUT” ERROR**
  - **THE LOW SPEED OF WORKING  
WITH FRAGMENT MEMORY**
-



# FIRST PROBLEM


- ◆ THE LOW SPEED DURING THE DATA TRANSFER FROM THE COMPUTER TO A DEVICE IN FIFO MODE





# SECOND PROBLEM

## ◆ THE COMPLETION TIMEOUT ERROR



DATA 1 IS LOSS

**THE DMA CHANNEL ONLY INFORMS  
ABOUT THE COMPLETION TIMEOUT ERROR,  
BUT DOESN'T CORRECT IT**

P965, P45 chipset – 1 error per 4 hour



# THIRD PROBLEM

- ◆ THE LOW SPEED OF WORKING DURING TRANSFER ON FRAGMENT MEMORY

## TWO WAYS OF MEMORY ALLOCATION

### SYSTEM MEMORY

- ◆ CONTINUOUS PHYSICAL AND VIRTUAL ADDRESSES
- ◆ SMALL SIZE
- ◆ 128 Mbytes
- ◆ 32 blocks of 4 MB

DMA read out descriptor for each block of 4 MB

### USER MEMORY

- ◆ CONTINUOUS VIRTUAL ADDRESSES ONLY
- ◆ SEPARATED ON 4kB PAGE
- ◆ BIG SIZE
- ◆ 1536 Mbytes
- ◆ 32 blocks of 48 MB
- ◆ 12288 pages on block

DMA read out descriptor for each 4kB page



# MAIN FEATURES


Separate descriptors have been united in the special block of descriptors

0	SIZE0	ADR0
1	SIZE1	ADR1
2	SIZE2	ADR2
...		
62	SIZE62	ADR62
63	CRC / SIG	NEXT

Block size is 512 bytes


CRC and SIG protect the system from a mistake in the descriptors block

There is a special block of dual-bank and dual-port memory





# ***NEW CONTROLLER***





# ***RESOLVING OF PROBLEMS***

---


**The DUAL BANK MEMORY resolves the first and the second problems:**

- 1. The DMA Controller sends several read requests providing the maximum speed of data read out. Answers can come in any order. They are registered in the memory bank according to their address.**
  - 2. In the case of a occurrence of the “Completion Timeout” error the repeated cycle of filling the memory bank starts.**
-




# RESOLVING OF PROBLEMS

- ◆ The DESCRIPTOR's BLOCK resolves the third problem



560 MB/s

7 us



Сохранение на D:/tek00020.png

1 1.00 В Ω

4 2.00 В

2.00 μs  
-248.000 ns

5.00 Gвыб/с  
1M точек

1 1.72 В

Тип Фронт

Источник 1

Тип входа Пост. ток

Наклон

Уровень 1.72 В


Режим Обычный и задерж.

Настройка синхр. <В>

25 Ноя 2009 20:47:59

709 MB/s

350 us



Сохранение на D:/tek00016.png

1 1.00 V  $\Omega$

4 2.00 V

100  $\mu$ s  
-3.5000  $\mu$ s

1.00 Gвыб/с  
1M точек

1  $\int$  1.72 V

Тип Фронт

Источник 1

Тип входа Пост. ток

Наклон  $\int$

Уровень 1.72 V

Режим Обычный и задерж.


Настройка синхр.  $\ll$  V  $\gg$

25 Ноя 2009  
20:35:31



# *RELEASES*

## **AMBPEX8**



**Virtex 4 XC4VFX20**


**PCI Express x4**

**DUAL FPGA:**

**XC4VFX20 – PCIE Controller**

**XC4VSX35 – APPLICATION**

## **ADP201x1**



**Virtex 5 XC5VLX50**

**PCI Express x8**

**SINGLE FPGA :**

**APPLICATION and**

**PCIE Controller**



# RESULTS

MODULE	INPUT FROM DEVICE		OUTPUT TO DEVICE	
	SYSTEM	USER	SYSTEM	USER
	128 MB	1536 MB	128 MB	1536 MB
<b>ADP201x1</b> <b>Virtex 5 PCIE x8</b> <b>INTEL P55</b>	<b>1535</b> MB/s	<b>1522</b> MB/s	<b>1077</b> MB/s	<b>1069</b> MB/s
			<b>UNSTABLE</b>	
<b>ADP201x1</b> <b>Virtex 5 PCIE x8</b> <b>INTEL P45</b>	<b>1440</b> MB/s	<b>1420</b> MB/s	<b>730</b> MB/s	<b>712</b> MB/s
<b>AMBPEX8</b> <b>Virtex 4 PCIE x4</b> <b>INTEL P45</b>	<b>714</b> MB/s	<b>709</b> MB/s	<b>521</b> MB/s	<b>518</b> MB/s



# COMPARISONS

MODULE	INPUT FROM DEVICE		OUTPUT TO DEVICE	
	SYSTEM	USER	SYSTEM 128 MB	USER 1536 MB
<b>ADP201x1</b>	<b>1534</b> MB/s	<b>1522</b> MB/s	<b>1089</b> MB/s	<b>1086</b> MB/s
<b>NVIDIA GeForce 8800</b>	<b>1643</b> MB/s	<b>1273</b> MB/s	<b>1558</b> MB/s	<b>1299</b> MB/s

ASUSTEK P5N-E SLI

PCI Express 1.1 x8



# *CONCLUSIONS*

---

**The new Scatter-Gather DMA component have been developed. This DMA component provides the next possibilities:**

- 1. Fast work with the fragment memory.**
  - 2. Correction of the “Completion Timeout” error.**
  - 3. Fast data transfers to a device in the FIFO mode.**
-



# *CONTACTS*

---

## **Instrumental Systems Corp.**

Moscow, Russia

Dmitry Smekhov

WWW: <http://www.insys.ru>

E-mail: [dsmv@insys.ru](mailto:dsmv@insys.ru)

Skype: dsmekhov

**Thank you for your attention!**

---